yanguangshaonian
/
verilog_stu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
main
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'main'
${ noResults }
verilog_stu/dip/dip.v

8 lines
90 B
Verilog
Raw Permalink Blame History

module dip(
input dip, // f20
output led // g14
);
assign led = dip;
endmodule
Reference in New Issue View Git Blame Copy Permalink