This website works better with JavaScript.
Explore
Help
Sign In
yanguangshaonian
/
verilog_stu
Watch
1
Star
0
Fork
You've already forked verilog_stu
0
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
main
main
Branches
Tags
${ item.name }
Create tag
${ searchTerm }
Create branch
${ searchTerm }
from 'main'
${ noResults }
verilog_stu
/
led
/
led.v
10 lines
105 B
Verilog
Raw
Permalink
Blame
History
module
led
(
input
wire
key
,
output
reg
led
)
;
always
@
(
*
)
begin
led
=
!
key
;
end
endmodule
Reference in New Issue
View Git Blame
Copy Permalink