Logo
Explore Help
Sign In
yanguangshaonian
/
verilog_stu
1
0
Fork
You've already forked verilog_stu
0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
main
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '9a85504756'
${ noResults }
verilog_stu/clk_wiz
History
阳光少年 9a85504756 增加一个时钟倍频和分频的模块, 下班需要使用vivado仿真测试 1 year ago
..
clk_wiz.v 增加一个时钟倍频和分频的模块, 下班需要使用vivado仿真测试 1 year ago
tb_clk_wiz.v 增加一个时钟倍频和分频的模块, 下班需要使用vivado仿真测试 1 year ago
Powered by Gitea Version: 1.19.0 Page: 171ms Template: 16ms
English
Bahasa Indonesia Deutsch English Español Français Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API