yanguangshaonian
/
verilog_stu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
13 Commits
1 Branch
0 Tags
4.6 MiB
SystemVerilog 67.9%
Verilog 22%
C 10.1%
 
 
 
Go to file
阳光少年 d5cb5c11f4 添加了数码管模块
.vscode 增加一下项目文件
38decoder 仓库整理
digital_tube 添加了数码管模块
dip 添加一些学习注释
led 添加了数码管模块
README.md Initial commit

README.md

verilog_stu