增加一个dip控制
							parent
							
								
									b060b596cd
								
							
						
					
					
						commit
						c223828a2b
					
				| @ -0,0 +1,8 @@ | ||||
| module dip( | ||||
|     input dip1,  // f20 | ||||
|     input led  // g14 | ||||
| ); | ||||
| 
 | ||||
| assign led = !dip1; | ||||
| 
 | ||||
| endmodule | ||||
| @ -0,0 +1,22 @@ | ||||
| #! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp | ||||
| :ivl_version "12.0 (stable)"; | ||||
| :ivl_delay_selection "TYPICAL"; | ||||
| :vpi_time_precision + 0; | ||||
| :vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi"; | ||||
| :vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi"; | ||||
| :vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi"; | ||||
| :vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi"; | ||||
| :vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi"; | ||||
| S_0x7fa85fb046a0 .scope module, "dip" "dip" 2 1; | ||||
|  .timescale 0 0; | ||||
|     .port_info 0 /INPUT 1 "dip1"; | ||||
|     .port_info 1 /INPUT 1 "led"; | ||||
| o0x7fa85fa32008 .functor BUFZ 1, C4<z>; HiZ drive | ||||
| v0x7fa85fb04840_0 .net "dip1", 0 0, o0x7fa85fa32008;  0 drivers | ||||
| v0x7fa85fb148b0_0 .net "led", 0 0, L_0x7fa85ef05c70;  1 drivers | ||||
| L_0x7fa85ef05c70 .reduce/nor o0x7fa85fa32008; | ||||
| # The file index is used to find the file name in the following table. | ||||
| :file_names 3; | ||||
|     "N/A"; | ||||
|     "<interactive>"; | ||||
|     "dip.v"; | ||||
					Loading…
					
					
				
		Reference in New Issue